

**atrin** **electronic**

Expertise, variety and quality



[www.atrinelec.com](http://www.atrinelec.com)

**آترین الکترونیک**

تخصص، تنوع و کیفیت

02166766957 - 02166766927



[info@atrinelec.com](mailto:info@atrinelec.com)



تهران پاساژ امجد طبقه 1 واحد 16



@atrinelec



# AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

- **AM26LS32A Devices Meet or Exceed the Requirements of ANSI TIA/EIA-422-B, TIA/EIA-423-B, and ITU Recommendations V.10 and V.11**
- **AM26LS32A Devices Have  $\pm 7$ -V Common-Mode Range With  $\pm 200$ -mV Sensitivity**
- **AM26LS33A Devices Have  $\pm 15$ -V Common-Mode Range With  $\pm 500$ -mV Sensitivity**
- **Input Hysteresis . . . 50 mV Typical**
- **Operate From a Single 5-V Supply**
- **Low-Power Schottky Circuitry**
- **3-State Outputs**
- **Complementary Output-Enable Inputs**
- **Input Impedance . . . 12 k $\Omega$  Min**
- **Designed to Be Interchangeable With Advanced Micro Devices AM26LS32™ and AM26LS33™**


## description

The AM26LS32A and AM26LS33A devices are quadruple differential line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that, if the inputs are open, the outputs always are high.


Compared to the AM26LS32 and the AM26LS33, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased, resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this does not affect interchangeability in most applications.

The AM26LS32AC and AM26LS33AC are characterized for operation from 0°C to 70°C. The AM26LS32AI is characterized for operation from -40°C to 85°C. The AM26LS32AM and AM26LS33AM are characterized for operation over the full military temperature range of -55°C to 125°C.

AM26LS32AC . . . D, N, OR NS PACKAGE  
AM26LS32AI, AM26LS33AC . . . D OR N PACKAGE  
AM26LS32AM, AM26LS33AM . . . J PACKAGE  
(TOP VIEW)



AM26LS32AM, AM26LS33AM . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AM26LS32 and AM26LS33 are trademarks of Advanced Micro Devices, Inc.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

**AM26LS32AC, AM26LS32AI, AM26LS33AC,  
AM26LS32AM, AM26LS33AM  
QUADRUPLE DIFFERENTIAL LINE RECEIVERS**


SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

**FUNCTION TABLE**  
(each receiver)

DIFFERENTIAL A – B	ENABLES		OUTPUT Y
	G	$\overline{G}$	
$V_{ID} \geq V_{IT+}$	H	X	H
	X	L	H
$V_{IT-} \leq V_{ID} \leq V_{IT+}$	H	X	?
	X	L	?
$V_{ID} \leq V_{IT-}$	H	X	L
	X	L	L
X	L	H	Z
Open	H	X	H
	X	L	H

H = high level, L = low level, ? = indeterminate,  
X = irrelevant, Z = high impedance (off)


**logic diagram (positive logic)**



# AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage, $V_I$ : Any differential input	$\pm 25$ V
Other inputs	7 V
Differential input voltage, $V_{ID}$ (see Note 2)	$\pm 25$ V
Continuous total power dissipation	See Dissipation Rating Table
Package thermal impedance, $\theta_{JA}$ (see Note 3): D package	73°C/W
N package	67°C/W
NS package	64°C/W
Case temperature for 60 seconds, $T_C$ : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Storage temperature range, $T_{stg}$	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
- All voltage values, except differential voltages, are with respect to the network ground terminal.
  - Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.
  - The package thermal impedance is calculated in accordance with JESD 51-7.

**DISSIPATION RATING TABLE**

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW

# AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

## recommended operating conditions

		MIN	NOM	MAX	UNIT		
V <sub>CC</sub>	Supply voltage	AM26LS32AC, AM26LS32AI, AM26LS33AC		4.75	5	5.25	V
		AM26LS32AM, AM26LS33AM		4.5	5	5.5	
V <sub>IH</sub>	High-level input voltage	2				V	
V <sub>IL</sub>	Low-level input voltage				0.8	V	
V <sub>IC</sub>	Common-mode input voltage	AM26LS32A		±7		V	
		AM26LS33A		±15			
I <sub>OH</sub>	High-level output current				-440	μA	
I <sub>OL</sub>	Low-level output current				8	mA	
T <sub>A</sub>	Operating free-air temperature	AM26LS32AC, AM26LS33AC		0	70	°C	
		AM26LS32AI		-40	85		
		AM26LS32AM, AM26LS33AM		-55	125		

## electrical characteristics over recommended ranges of V<sub>CC</sub>, V<sub>IC</sub>, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = V <sub>OHmin</sub> , I <sub>OH</sub> = -440 μA	AM26LS32A		0.2	V	
			AM26LS33A		0.5		
V <sub>IT-</sub>	Negative-going input threshold voltage	V <sub>O</sub> = 0.45 V, I <sub>OL</sub> = 8 mA	AM26LS32A		-0.2‡	V	
			AM26LS33A		-0.5‡		
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )		50			mV	
V <sub>IK</sub>	Enable-input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>ID</sub> = 1 V, V <sub>I(G)</sub> = 0.8 V, I <sub>OH</sub> = -440 μA	AM26LS32AC AM26LS33AC		2.7	V	
			AM26LS32AM, AM26LS32AI, AM26LS33AM		2.5		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>ID</sub> = -1 V, V <sub>I(G)</sub> = 0.8 V	I <sub>OL</sub> = 4 mA		0.4	V	
			I <sub>OL</sub> = 8 mA		0.45		
I <sub>OZ</sub>	Off-state (high-impedance state) output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4 V		20	μA	
			V <sub>O</sub> = 0.4 V		-20		
I <sub>I</sub>	Line input current	V <sub>I</sub> = 15 V, Other input at -10 V to 15 V			1.2	mA	
		V <sub>I</sub> = -15 V, Other input at -15 V to 10 V			-1.7		
I <sub>I(EN)</sub>	Enable input current	V <sub>I</sub> = 5.5 V			100	μA	
I <sub>IH</sub>	High-level enable current	V <sub>I</sub> = 2.7 V			20	μA	
I <sub>IL</sub>	Low-level enable current	V <sub>I</sub> = 0.4 V			-0.36	mA	
r <sub>I</sub>	Input resistance	V <sub>IC</sub> = -15 V to 15 V, One input to ac ground	12	15		kΩ	
I <sub>OS</sub>	Short-circuit output current§	V <sub>CC</sub> = MAX	-15		-85	mA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, All outputs disabled			52	70	mA

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, and V<sub>IC</sub> = 0.

‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

§ Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.




# AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15\text{ pF}$ , See Figure 1		20	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			22	35	
$t_{PZH}$ Output enable time to high level	$C_L = 15\text{ pF}$ , See Figure 1		17	22	ns
$t_{PZL}$ Output enable time to low level			20	25	
$t_{PHZ}$ Output disable time from high level	$C_L = 5\text{ pF}$ , See Figure 1		21	30	ns
$t_{PLZ}$ Output disable time from low level			30	40	

## PARAMETER MEASUREMENT INFORMATION




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N3064 or equivalent.  
 C. Enable  $G$  is tested with  $\bar{G}$  high;  $\bar{G}$  is tested with  $G$  low.

Figure 1


**AM26LS32AC, AM26LS32AI, AM26LS33AC,  
AM26LS32AM, AM26LS33AM  
QUADRUPLE DIFFERENTIAL LINE RECEIVERS**

SLLS115D – OCTOBER 1980 – REVISED MARCH 2002


**TYPICAL CHARACTERISTICS**




**Figure 2**



**Figure 3**



**Figure 4**



**Figure 5**



TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8





Figure 9




**AM26LS32AC, AM26LS32AI, AM26LS33AC,  
AM26LS32AM, AM26LS33AM  
QUADRUPLE DIFFERENTIAL LINE RECEIVERS**

SLLS115D – OCTOBER 1980 – REVISED MARCH 2002


**TYPICAL CHARACTERISTICS**



**Figure 10**




**Figure 11**



**Figure 12**



APPLICATION INFORMATION



†  $R_T$  equals the characteristic impedance of the line.

Figure 13. Circuit With Multiple Receivers

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265