

info@atrinelec.com



@atrinelec



## KA3525A

## **SMPS CONTROLLER**


### **VOLTAGE-MODE PWM CONTROLLER**

The KA3525A is a monolithic integrated circuit that Included all of the control circuit necessary for a pulse width modulating regulator. There are a voltage reference, an error amplifier, a pulse width modulator, an oscillator, under-voltage lockout, soft start circuit, and output drivers in the chip.

### FEATURES


- 5V  $\pm$  1% Reference
- Oscillator Sync Terminal
- Internal Soft Start
- Deadtime Control
- Under-Voltage Lockout

**BLOCK DIAGRAM** 



#### **ORDERING INFORMATION**

Device	Package	Operating Temperature
KA3525A	16 DIP	-30 ~ +85 ℃
KA3525AD	16-SOP-225A	-30 ~ +85 ℃





©1999 Fairchild Semiconductor Corporation

Rev. B

## ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V <sub>cc</sub>	40	V
Collector Supply Voltage	Vc	40	V
Output Current, Sink or Source	lo	500	mA
Reference Output Current	I <sub>REF</sub>	50	mA
Oscillator Charging Current	I <sub>CHG(OSC)</sub>	5	mA
Power Dissipation (T_A = 25 $^\circ\!\!\!\mathrm{C}$ )	PD	1000	m/W
Operating Temperature	T <sub>OPR</sub>	0 ~ +70	C
Storage Temperature	T <sub>STG</sub>	-65 ~ +150	°C
Lead Temperature (Soldering, 10 sec) T <sub>LEAD</sub>		+300	C

## ELECTRICAL CHARACTERISTICS

(V\_{CC} = 20V,  $T_{\text{A}}$  = -35  $^\circ\!\!\!\mathrm{C}$   $\,$  to + 85  $^\circ\!\!\!\mathrm{C}$  , unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
REFERENCE SECTION						
Reference Output Voltage	V <sub>REF</sub>	T <sub>J</sub> = 25 ℃	5.0	5.1	5.2	V
Line Regulation	$\Delta V_{REF}$	V <sub>CC</sub> = 8 to 35V		9	20	mV
Load Regulation	$\Delta V_{REF}$	I <sub>REF</sub> = 0 to 20mA		20	50	mV
Short Circuit Output Current	I <sub>SC</sub>	$V_{\text{REF}}$ = 0, $T_{\text{J}}$ = 25 $^{\circ}\text{C}$		80	100	mA
Total Output Variation (Note 1)	$\Delta V_{REF}$	Line, Load and Temperature	4.95		5.25	V
Temperature Stability (Note 1)	ST⊤			20	50	mV
Long Term Stability (Note 1)	ST	T <sub>J</sub> = 125 ℃ , 1 KH <sub>RS</sub>		20	50	mV
OSCILLATOR SECTION						
Initial Accuracy (Note 1, 2)	ACCUR	T <sub>J</sub> = 25 ℃		± 3	± 6	%
Frequency Change With Voltage	$\Delta$ f/ $\Delta$ V <sub>CC</sub>	V <sub>CC</sub> = 8 to 35V (Note 1, 2)		± 0.8	± 2	%
Maximum Frequency	f <sub>(MAX)</sub>	$R_T = 2K\Omega$ , $C_T = 470 pF$	400	430		KHz
Minimum Frequency	f <sub>(MIN)</sub>	$R_T=200K\!\Omega$ , $C_T=0.1\mu$ F		60	120	Hz
Clock Amplitude (Note 1, 2)	V <sub>(CLK)</sub>		3	4		V
Clock Width (Note 1, 2)	t <sub>W(CLK)</sub>	T <sub>J</sub> = 25 ℃	0.3	0.6	1	μs
Sync Threshold	V <sub>TH(SYNC)</sub>		1.2	2	2.8	V
Sync Input Current	II(SYNC)	Sync = 3.5V		1.3	2.5	mA



## **ELECTRICAL CHARACTERISTICS**


(V\_{CC} = 20V,  $T_{A}$  = -35  $^\circ\!\!\!\mathrm{C}$   $\,$  to +85  $^\circ\!\!\!\mathrm{C}$  , unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Мах	Unit
ERROR AMPLIFIER SECTION (V <sub>CM</sub> =	: 5.1V)			1	1	L
Input Offset Voltage	V <sub>IO</sub>			1.5	10	mV
Input Bias Current	IBAIS			1	10	μΑ
Input Offset Current	lio			0.1	1	μΑ
Open Loop Voltage Gain	G <sub>VO</sub>	$R_L^{\geq} 10M\Omega$	60	80		dB
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = 1.5 to 5.2V	60	90		dB
Power Supply Rejection Ratio	PSRR	V <sub>CC</sub> = 8 to 3.5V	50	60		dB
PWM COMPARATOR SECTION						
Minimum Duty Cycle	D <sub>(MIN)</sub>				0	%
Maximum Duty Cycle	D <sub>(MAX)</sub>		45	49		%
Input Threshold Voltage (Note 2)	V <sub>TH1</sub>	Zero Duty Cycle	0.7	0.9		V
Input Threshold Voltage (N0te 2)	V <sub>TH2</sub>	Max Duty Cycle		3.2	3.6	V
SOFT-START SECTION						
Soft Start Current	ISOFT	$V_{SD} = 0V, V_{SS} = 0V$	25	51	80	μА
Soft Start Low Level Voltage	V <sub>SL</sub>	$V_{SD} = 25V$		0.3	0.7	V
Shutdown Threshold Voltage	V <sub>TH(SD)</sub>		0.7	1.3	1.7	V
Shutdown Input Current	I <sub>N(SD)</sub>	$V_{SD} = 2.5V$		0.3	1	mA
OUTPUT SECTION						
Low Output Voltage I	Voli	$I_{SINK} = 20mA$		0.1	0.4	V
Low Output Voltage II	V <sub>OL II</sub>	$I_{SINK} = 100 \text{mA}$		0.05	2	V
High Output Voltage I	V <sub>CHI</sub>	$I_{SOURCE} = 20mA$	18	19		V
High Output Voltage II	V <sub>CHII</sub>	$I_{SOURCE} = 100 \text{mA}$	17	18		V
Under Voltage Lockout	V <sub>UV</sub>	$V_8$ and $V_9$ = High	6	7	8	V
Collector Leakage Current	I <sub>LKG</sub>	$V_{CC} = 35V$		80	200	μΑ
Rise Time (Note 1)	t <sub>R</sub>	$C_L = 1\mu$ F, $T_J = 26$ °C		80	600	nS
Fall Time (Note 1)	t <sub>F</sub>	$C_L = 1 \mu F, T_J = 25 \degree$		70	300	nS
STANDBY CURRENT						
Supply Cuttent	Icc	$V_{CC} = 35V$		12	20	mA

(Note)
1. These parameters. although guaranteed over the recommended operating conditions, are not 100% tested in production
2. Tested at f<sub>OSC</sub>=40 KHz (R<sub>T</sub>=3.6K, C<sub>T</sub>=0.01μ F, R<sub>1</sub> = 0Ω)



# TEST CIRCUIT





#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> POP<sup>™</sup> PowerTrench<sup>™</sup> QS<sup>™</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 TinyLogic<sup>™</sup> UHC<sup>™</sup> VCX<sup>™</sup>

# DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.