

info@atrinelec.com



@atrinelec




#### TLC7528C, TLC7528E, TLC7528I DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS SLAS062B – JANUARY 1987 – REVISED MARCH 2000

- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Interchangeable With Analog Devices AD7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor (DSP) Applications Including Interface With TMS320
- Voltage-Mode Operation
- CMOS Technology

KEY PERFORMANCE SPECIFICATIONS							
Resolution	8 bits						
Linearity Error	1/2 LSB						
Power Dissipation at V <sub>DD</sub> = 5 V	20 mW						
Settling Time at $V_{DD} = 5 V$	100 ns						
Propagation Delay Time at $V_{DD} = 5 V$	80 ns						

#### description

The TLC7528C, TLC7528E, and TLC7528I are dual, 8-bit, digital-to-analog converters designed with separate on-chip data latches and feature exceptionally close DAC-to-DAC matching. Data is transferred to either of the two DAC data latches through a common, 8-bit, input port. Control input DACA/DACB determines which DAC is to be loaded. The load cycle of these devices is similar



to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

These devices operate from a 5-V to 15-V power supply and dissipates less than 15 mW (typical). The 2- or 4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting and signal-control applications. It can be operated in voltage mode, which produces a voltage output rather than a current output. Refer to the typical application information in this data sheet.

The TLC7528C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The TLC7528I is characterized for operation from  $-25^{\circ}$ C to  $85^{\circ}$ C. The TLC7528E is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	PACKAGE						
TA	SMALL OUTLINE (DW)	CHIP CARRIER (FN)	PLASTIC DIP (N)				
0°C to 70°C	TLC7528CDW	TLC7528CFN	TLC7528CN				
-25°C to 85°C	TLC7528IDW	TLC7528IFN	TLC7528IN				
-40°C to 85°C	TLC7528EDW	TLC7528EFN	TLC7528EN				

#### AVAILABLE OPTIONS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2000, Texas Instruments Incorporated

SLAS062B – JANUARY 1987 – REVISED MARCH 2000

### functional block diagram



operating sequence





SLAS062B - JANUARY 1987 - REVISED MARCH 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>DD</sub> (to AGND or DGND)	
Input voltage range, V <sub>I</sub> (to DGND)	$\dots -0.3 \text{ V to V}_{\text{DD}} + 0.3$
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub> (to AGND)         Feedback voltage V <sub>RFBA</sub> or V <sub>RFBB</sub> (to AGND)	
Input voltage (voltage mode out A, out B to AGND)	$\dots -0.3 \text{ V to V}_{\text{DD}} + 0.3$
Output voltage, V <sub>OA</sub> or V <sub>OB</sub> (to AGND) Peak input current	
Operating free-air temperature range, T <sub>A</sub> : TLC7528C	0°C to 70°C
TLC7528I	
TLC7528E	
Storage temperature range, T <sub>stg</sub> Case temperature for 10 seconds, T <sub>C</sub> : FN package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		V <sub>DD</sub> = 4	V <sub>DD</sub> = 4.75 V to 5.25 V		V <sub>DD</sub> = 1	4.5 V to	15.5 V	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub>			±10			±10		V
High-level input voltage, VIH		2.4			13.5			V
Low-level input voltage, VIL				0.8			1.5	V
CS setup time, t <sub>SU(CS)</sub>		50			50			ns
CS hold time, th(CS)		0			0			ns
DAC select setup time, t <sub>SU(DAC)</sub>	DAC select setup time, t <sub>SU(DAC)</sub>				50			ns
DAC select hold time, th(DAC)					10			ns
Data bus input setup time t <sub>SU(D)</sub>		25			25			ns
Data bus input hold time th(D)		10			10			ns
Pulse duration, WR low, tw(WR)		50			50			ns
	TLC7628C	0		70	0		70	
Operating free-air temperature, $T_A$	TLC7628I	-25		85	-25		85	°C
	TLC7628E	-40		85	-40		85	



SLAS062B - JANUARY 1987 - REVISED MARCH 2000

# electrical characteristics over recommended operating free-air temperature range, $V_{refA} = V_{refB} = 10 V$ , $V_{OA}$ and $V_{OB}$ at 0 V (unless otherwise noted)

	DADAMETED		TEST CONDITIONS	V	DD = 5	v	V	DD = 15	V	UNIT
	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
Iн	High-level input current		$V_I = V_{DD}$			10			10	μΑ
۱L	Low-level input current		$V_{I} = 0$	5	12	-10	5	12	-10	μΑ
	Reference input impedar REFA or REFB to AGND					20			20	kΩ
	OUTA		DAC data latch loaded with 00000000, $V_{refA} = \pm 10 V$			±400		±200		- 0
lkg	Output leakage current	OUTB	DAC data latch loaded with 00000000, $V_{refB} = \pm 10 V$			±400			±200 nA	
	Input resistance match (REFA to REFB)					±1%			±1%	
	DC supply sensitivity, ∆g	ain/∆V <sub>DD</sub>	$\Delta V_{DD} = \pm 10\%$			0.04			0.02	%/%
IDD	Supply current (quiescer	nt)	All digital inputs at V <sub>IH</sub> min or V <sub>IL</sub> max			2			2	mA
IDD	Supply current (standby)	-	All digital inputs at 0 V or $V_{DD}$			0.5			0.5	mA
		DB0–DB7				10			10	pF
Ci	Input capacitance	WR, CS, DACA/DACB				15			15	pF
C			DAC data latches loaded with 00000000			50			50	pF
C <sub>0</sub> Output capacitance (OUTA, OL		іа, оотв)	DAC data latches loaded with 11111111			120			120	рг

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .



SLAS062B - JANUARY 1987 - REVISED MARCH 2000

operating characteristics over recommended operating free-air temperature range,
$V_{refA} = V_{refB} = 10 V$ , $V_{OA}$ and $V_{OB}$ at 0 V (unless otherwise noted)

PARAME	TED	TEST CONDITIONS	V	۰ 5 = DD	V	V	D = 15	V	UNIT	
PARAME	IER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Linearity error					±1/2			±1/2	LSB	
Settling time (to 1/2 LSB)		See Note 1			100			100	ns	
Gain error		See Note 2			2.5			2.5	LSB	
REFA to OUTA		Care Ninte 2			-65		-65			
AC feedthrough	REFB to OUTB	See Note 3			-65			-65	dB	
Temperature coefficient of gain		See Note 4	0.007				0.0035	%FSR/°C		
Propagation delay (from digital input to 90% of final analog output current)		See Note 5	80				80	ns		
Channel-to-channel	REFA to OUTB	See Note 6		77			77		- D	
isolation	REFB to OUTA	A See Note 7		77			77		dB	
Digital-to-analog glitch impulse area		Measured for code transition from 00000000 to 11111111, $T_A = 25^{\circ}C$		160			440		nV∙s	
Digital crosstalk		Measured for code transition from 00000000 to 11111111, $T_A = 25^{\circ}C$		30			60		nV∙s	
Harmonic distortion		$V_i = 6 V$ , $f = 1 \text{ kHz}$ , $T_A = 25^{\circ}C$		-85			-85		dB	

NOTES: 1. OUTA, OUTB load = 100 Ω, Cext = 13 pF; WR and CS at 0 V; DB0–DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

Gain error is measured using an internal feedback resistor. Nominal full scale range (FSR) = V<sub>ref</sub> - 1 LSB.

3. V<sub>ref</sub> = 20 V peak-to-peak, 100-kHz sine wave; DAC data latches loaded with 00000000.

4. Temperature coefficient of gain measured from 0°C to 25°C or from 25°C to 70°C.

5.  $V_{refA} = V_{refB} = 10 V$ ; OUTA/OUTB load = 100  $\Omega$ ,  $C_{ext} = 13 pF$ ;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0–DB7 at 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V.

6. Both DAC latches loaded with 11111111;  $V_{refA} = 20$  V peak-to-peak, 100-kHz sine wave;  $V_{refB} = 0$ ;  $T_A = 25^{\circ}C$ .

7. Both DAC latches loaded with 11111111; V<sub>refB</sub> = 20 V peak-to-peak, 100-kHz sine wave; V<sub>refA</sub> = 0; T<sub>A</sub> = 25°C.

#### PRINCIPLES OF OPERATION

These devices contain two identical, 8-bit-multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground terminal 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current (IIkg) flows across internal junctions, and as with most semiconductor devices, doubles every 10°C. C<sub>o</sub> is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of Co is 50 pF to 120 pF maximum. The equivalent output resistance (r<sub>o</sub>) varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

These devices interface to a microprocessor through the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$  control signals. When CS and WR are both low, the TLC7528 analog output, specified by the DACA/DACB control line, responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0–DB7 inputs is latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.



SLAS062B – JANUARY 1987 – REVISED MARCH 2000

#### **PRINCIPLES OF OPERATION**

The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of 5 V. These devices can operate with any supply voltage in the range from 5 V to 15 V; however, input logic levels are not TTL compatible above 5 V.




Figure 1. Simplified Functional Circuit for DACA




Figure 2. TLC7528 Equivalent Circuit, DACA Latch Loaded With 1111111

s	14/10		
-	WR	DACA	DACB
L	L	Write	Hold
	L	Hold	Write
-	Х	Hold	Hold
X	Н	Hold	Hold
	- - + <	- L - L - X - H	L Hold H X Hold


MODE SELECTION TABLE

L = low level, H = high level, X = don't care



#### **APPLICATION INFORMATION**

These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Tables 1 and 2 summarize input coding for unipolar and bipolar operation.




- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - B. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

Figure 3. Unipolar Operation (2-Quadrant Multiplication)



SLAS062B – JANUARY 1987 – REVISED MARCH 2000



## NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for $V_{OA} = 0$ V with code 1000000 in DACA latch. Adjust R3 for $V_{OB} = 0$ V with 1000000 in DACB latch.

- B. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
- C. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

Figure 4. Bipolar Operation (4-Quadrant Operation)

 Table 1. Unipolar Binary Code

DAC LATCH CO MSB	NTENTS LSB <sup>†</sup>	ANALOG OUTPUT
1 1 1 1 1 1 1 0 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1	0 1 0 0 1 1 0 1	$\begin{array}{c} - \nabla_{I} (255/256) \\ - \nabla_{I} (129/256) \\ - \nabla_{I} (128/256) = - \nabla_{I}/2 \\ - \nabla_{I} (127/256) \\ - \nabla_{I} (1/256) \\ - \nabla_{I} (0/256) = 0 \end{array}$

 $^{\dagger}1 LSB = (2^{-8})V_{I}$ 

#### Table 2. Bipolar (Offset Binary) Code


DAC LATCH	CONTENTS	ANALOG OUTPUT
MSB	LSB <sup>‡</sup>	ANALOG OUTPUT
1111	1111	V <sub>I</sub> (127/128)
1000	0001	V <sub>I</sub> (1/128)
1000	0000	0 V
0111	1111	−V <sub>I</sub> (1/128)
0000	0001	−VI (127/128)
0000	0000	−V <sub>I</sub> (128/128)

 $\pm 1 \text{ LSB} = (2^{-7}) \text{V}_{I}$ 





#### **APPLICATION INFORMATION**

#### microprocessor interface information



NOTE A: A = decoded address for TLC7528 DACA A + 1 = decoded address for TLC7528 DACB






NOTE A: A = decoded address for TLC7528 DACA A + 1 = decoded address for TLC7528 DACB

Figure 6. TLC7528 – 6800 Interface



SLAS062B – JANUARY 1987 – REVISED MARCH 2000

#### **APPLICATION INFORMATION**



NOTE A: A = decoded address for TLC7528 DACA A + 1 = decoded address for TLC7528 DACB

#### Figure 7. TLC7528 To Z-80A Interface


#### programmable window detector

The programmable window comparator shown in Figure 8 determines if voltage applied to the DAC feedback resistors are within the limits programmed into the data latches of these devices. Input signal range depends on the reference and polarity, that is, the test input range is 0 to -V<sub>ref</sub>. The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits drives the output high.



#### TLC7528C, TLC7528E, TLC7528I DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS SLAS062B – JANUARY 1987 – REVISED MARCH 2000


**APPLICATION INFORMATION** 





#### digitally controlled signal attenuator

Figure 9 shows a TLC7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0 to 15.5 dB range.



Attenuation dB =  $-20 \log_{10} D/256$ , D = digital input code

Figure 9. Digitally Controlled Dual Telephone Attenuator



SLAS062B – JANUARY 1987 – REVISED MARCH 2000

ATTN (dB)	DAC INPUT CODE	CODE IN DECIMAL	ATTN (dB)	DAC INPUT CODE	CODE IN DECIMAL
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	0100000	64
4.5	10011000	152	12.5	00111101	61
5.0	10011111	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

## **APPLICATION INFORMATION**

Table 3. Attenuation vs DACA, DACB Code

#### programmable state-variable filter

This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications requiring microprocessor control of filter parameters.

As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC7528, this is easy to achieve.


$$f_{C} = \frac{1}{2\pi R1C1}$$

The programmable range for the cutoff or center frequency is 0 to 15 kHz with a Q ranging from 0.3 to 4.5. This defines the limits of the component values.



SLAS062B - JANUARY 1987 - REVISED MARCH 2000





**Circuit Equations:** 

 $C_1 = C_2, R_1 = R_2, R_4 = R_5$ 

$$Q = \frac{R_3}{R_4} \cdot \frac{R_F}{R_{fb}(DACB1)}$$

Where:

 ${\sf R}_{fb}$  is the internal resistor connected between OUTB and RFBB

$$G = -\frac{R_F}{R_S}$$

NOTES: A. Op-amps A1, A2, A3, and A4 are TL287.

B. CS compensates for the op-amp gain-bandwidth limitations.

256  $\times$  (DAC ladder resistance)

C. DAC equivalent resistance equals DAC digital code

Figure 10. Digitally Controlled State-Variable Filter



SLAS062B - JANUARY 1987 - REVISED MARCH 2000

#### **APPLICATION INFORMATION**

#### voltage-mode operation

It is possible to operate the current multiplying D/A converter of these devices in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. Figure 11 is an example of a current multiplying D/A, that operates in the voltage mode.




Figure 11. Voltage-Mode Operation

The following equation shows the relationship between the fixed input voltage and the analog output voltage:

 $V_{O} = V_{I} (D/256)$ 

Where:

V<sub>O</sub> = analog output voltage

V<sub>I</sub> = fixed input voltage (must not be forced below 0 V.)

D = digital input code converted to decimal

In voltage-mode operation, these devices meet the following specification:

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Linearity error at REFA or REFB	$V_{DD}$ = 5 V, OUTA or OUTB at 2.5 V, $T_A$ = 25°C	1	LSB




#### TLC7528C, TLC7528E, TLC7528I DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS SLAS062B – JANUARY 1987 – REVISED MARCH 2000

MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### DW (R-PDSO-G\*\*) 16 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013




SLAS062B - JANUARY 1987 - REVISED MARCH 2000

#### **MECHANICAL DATA**

#### PLASTIC DUAL-IN-LINE PACKAGE

## N (R-PDIP-T\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated